IMPACT OF TaN/Ta BILAYER ON THE BULK RESISTIVITY OF COPPER LAYER AT VARIOUS SELF-ANNEALING TIME

  • M.N. Abd Rahman
  • A.F. Ahmad
  • Z.S. Hashim
  • M.R. Muhamad
  • E. Budi
Keywords: Integrated Circuit Manufacturing, Self-Annealing, Copper Seed, Physical Vapor Deposition

Abstract


Copper layer metallization in back-end -of line interconnect  is widely adopted in integrated circuit manufacturing.  One of the issues faced in most of integrated circuit manufacturing industry is the restriction of  12 hours maximum delay time between the copper seed deposition and copper electroplating step.  This is due to claim of possible sheet resistance (Rs) instability as a result of copper diffusion into silicon even though with the presence of TaN/Ta bilayer barrier between silicon dioxide layer and copper layer.  There is lack of study and data to justify support this time restriction or on the effectiveness of the TaN/Ta bilayer barrier in stabilizing sheet resistance of copper layer as a function of self-annealing time. This study evaluates the effectiveness of Ta/TaN barrier to prevent changes in Rs of copper seed layer as a function of self-annealing time.  The result indicates that the The TaN/Ta bilayer barrier improve the stability of Rs of the copper seed layer at various level of self-annealing time.  However, the t-test analysis shows that at 95% confidence level, statistically there is significant drop in Rs for both experimental lots (with and without TaN/Ta bilayer barrier) comparing the 0 hour and 12 or 36 hour of self-annealing time.

Downloads

Download data is not yet available.

Author Biography

E. Budi

3Faculty of Mathematics and Science,

Universitas Negeri Jakarta, Jl. Rawamangun Muka,

 Jakarta Timur, 13220 Indonesia.

References

[1] H.Y. Huang, C.H. Hsieh, S.M. Jeng, H.J. Tao, M. Cao and Y.J. Mii, “A new enhancement layer to improve copper interconnect performance,” in IEEE International Interconnect Technology Conference, Burlingame, California, 2010, pp. 1-3.

[2] R.H. Havemann and J.A. Hutchby, “High-performance interconnects: An integration overview,” in IEEE International Interconnect Technology Conference, Burlingame, California, 2001, vol. 89, no. 5, pp. 586-601.

[3] M. T. Bohr, “Interconnect Scaling - The real limiter to high performance ULSI,” in Proceedings of International Electron Devices Meeting, Washington, DC, USA, 1995, pp. 241-244.

[4] H. Lee and S. D. Lopatin, “The influence of barrier types on the microstructure and electromigration characteristics of electroplated copper,” Thin Solid Films, vol. 492, no. 1–2, pp. 279–284, 2005.

[5] C. H. Lin, W. K. Leau and C. H. Wu, “High-performance copper alloy films for barrierless metallization,” Applied Surface Science, vol. 257, no. 2, pp. 553–557, 2010.

[6] Y. Wang, P. He, J. Zhang, J. Yan, D. V. Lopaev, X. P. Qu and M. R. Baklanov, “A non-destructive, fast evaluation of PVD diffusion barriers deposited on porous low-k dielectrics,” Microelectronic Engineering, vol. 198, pp. 22–28, 2018.

[7] R. Huang, W. Robl, H. Ceric, T. Detzel and G. Dehm, “Stress, sheet resistance, and microstructure evolution of electroplated Cu films during self-annealing”, IEEE Transaction on Device and Materials Reliability, vol. 10, no. 1, pp. 47-54, 2009.

[8] K. Pantleon and M. A. Somers, “In situ investigation of the microstructure evolution in nanocrystalline copper electrodeposits at room temperature,” Journal of Applied Physics, vol. 100, no. 11, pp. 114319-114326, 2006.

[9] D. Edelstein, C. Uzoh, C. Cabral, P. DeHaven, P. Buchwalter, A. Simon, E. Cooney, S. Malhotra, D. Klaus, H. Rathore and B. Agarwala, "A high-performance liner for copper damascene interconnects," in IEEE International Interconnect Technology Conference, Burlingame, California, 2001, pp. 9-11.

[10] J.C. Li, Y. Wang and D.C. Ba,”Characterization of semiconductor surface conductivity by using microscopic four-point probe technique,” Physics Procedia, vol. 32, pp. 347-355, 2012.


[11] W. Yi, D. Wang, K. Lin, S. Zhang and J. B. Tan, “ Impact of pattern density on copper interconnects barrier metal liner integrity,” in IEEE International Interconnect Technology Conference, San Jose, Califonia, 2014, pp. 289-292.

[12] L. Y. Yang, D.H. Zhang, C.Y. Li and P. D. Foo, “Comparative study of Ta, TaN and Ta/TaN bi-layer barriers for Cu-ultra low-k porous polymer integration,” Thin Solid Films, vol. 462, pp. 176-181, 2004.

[13] M. Thomas, A. Farcy, E. Deloffre, M. Gros-Jean, C. Perrot, D. Benoit, C. Richard, P. Caubet, S. Guillaumet, R. Pantel, B. Chenevier and J. Torres, “Impact of TaN/Ta copper barrier on full PEALD TiN/Ta2O5/TiN 3D damascene MIM capacitor performance,” in IEEE International Interconnect Technology Conference, Burlingame, California, 2007, pp. 158-160.
Published
2019-12-31
How to Cite
Abd Rahman, M., Ahmad, A., Hashim, Z., Muhamad, M., & Budi, E. (2019). IMPACT OF TaN/Ta BILAYER ON THE BULK RESISTIVITY OF COPPER LAYER AT VARIOUS SELF-ANNEALING TIME. Journal of Advanced Manufacturing Technology (JAMT), 13(3). Retrieved from https://jamt.utem.edu.my/jamt/article/view/5738
Section
Articles